NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B1_15

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B1_15

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LPI2C1_SDA of instance: lpi2c1

1 (ALT1): Select mux mode: ALT1 mux port: ACMP4_OUT of instance: cmp4

2 (ALT2): Select mux mode: ALT2 mux port: LPSPI3_SDI of instance: lpspi3

3 (ALT3): Select mux mode: ALT3 mux port: ENET_1588_EVENT0_IN of instance: enet

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO00 of instance: flexio1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO31 of instance: gpio1

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B1_15

Links

() ()